UART_16550_verilogHDL源程序，用在lattice芯片上面运行，保证能用的好资料-UART_16550_verilogHDL source, lattice chip used in the above operation can be used to ensure good information
SHOW FULL COLUMNS FROM `jrk_downrecords` [ RunTime:0.009230s ]
SELECT `a`.`aid`,`a`.`title`,`a`.`create_time`,`m`.`username` FROM `jrk_downrecords` `a` INNER JOIN `jrk_member` `m` ON `a`.`uid`=`m`.`id` WHERE `a`.`status` = 1 GROUP BY `a`.`aid` ORDER BY `a`.`create_time` DESC LIMIT 10 [ RunTime:0.077813s ]
SHOW FULL COLUMNS FROM `jrk_tagrecords` [ RunTime:0.014571s ]
SELECT * FROM `jrk_tagrecords` WHERE `status` = 1 ORDER BY `num` DESC LIMIT 20 [ RunTime:0.001217s ]
SHOW FULL COLUMNS FROM `jrk_member` [ RunTime:0.001090s ]
SELECT `id`,`username`,`userhead`,`usertime` FROM `jrk_member` WHERE `status` = 1 ORDER BY `usertime` DESC LIMIT 10 [ RunTime:0.004616s ]
SHOW FULL COLUMNS FROM `jrk_searchrecords` [ RunTime:0.001432s ]
SELECT * FROM `jrk_searchrecords` WHERE `status` = 1 ORDER BY `num` DESC LIMIT 5 [ RunTime:0.006888s ]
SELECT aid,title,count(aid) as c FROM `jrk_downrecords` GROUP BY `aid` ORDER BY `c` DESC LIMIT 10 [ RunTime:0.023620s ]
SHOW FULL COLUMNS FROM `jrk_articles` [ RunTime:0.001740s ]
UPDATE `jrk_articles` SET `hits` = 2 WHERE `id` = 161099 [ RunTime:0.019822s ]
