资 源 简 介
Implemented a Grain Stream Cipher algorithm with an 80 bit key and 64 bit IV. Implemented the project on a Spartan-3E FPGA board using Xilinx ISE and written in VHDL. Functional and timing simulations were performed using the test vectors to validate the proper functionality of the algorithm
