DDR控制器的VHDL源代码.采用FPGA实现DDR接口控制器,适用于Altera的FPGA,最高频率可到100M-DDR controller VHDL source code. Using FPGA DDR interface controller, applicable to Altera FPGA, the highest frequency available 100M
SHOW FULL COLUMNS FROM `jrk_downrecords` [ RunTime:0.001761s ]
SELECT `a`.`aid`,`a`.`title`,`a`.`create_time`,`m`.`username` FROM `jrk_downrecords` `a` INNER JOIN `jrk_member` `m` ON `a`.`uid`=`m`.`id` WHERE `a`.`status` = 1 GROUP BY `a`.`aid` ORDER BY `a`.`create_time` DESC LIMIT 10 [ RunTime:0.144986s ]
SHOW FULL COLUMNS FROM `jrk_tagrecords` [ RunTime:0.001822s ]
SELECT * FROM `jrk_tagrecords` WHERE `status` = 1 ORDER BY `num` DESC LIMIT 20 [ RunTime:0.003023s ]
SHOW FULL COLUMNS FROM `jrk_member` [ RunTime:0.001879s ]
SELECT `id`,`username`,`userhead`,`usertime` FROM `jrk_member` WHERE `status` = 1 ORDER BY `usertime` DESC LIMIT 10 [ RunTime:0.006491s ]
SHOW FULL COLUMNS FROM `jrk_searchrecords` [ RunTime:0.001602s ]
SELECT * FROM `jrk_searchrecords` WHERE `status` = 1 ORDER BY `num` DESC LIMIT 5 [ RunTime:0.005243s ]
SELECT aid,title,count(aid) as c FROM `jrk_downrecords` GROUP BY `aid` ORDER BY `c` DESC LIMIT 10 [ RunTime:0.025635s ]
SHOW FULL COLUMNS FROM `jrk_articles` [ RunTime:0.001929s ]
UPDATE `jrk_articles` SET `hits` = 1 WHERE `id` = 312750 [ RunTime:0.001468s ]