HSSDRC IP core is the configurable universal SDRAM controller with adaptive bank control and adaptive command pipeline.
HSSDRC IP core and IP core testbench has been written on SystemVerilog and has been tested in Modelsim.
HSSDRC IP core is licensed under MIT License
SHOW FULL COLUMNS FROM `jrk_downrecords` [ RunTime:0.001363s ]
SELECT `a`.`aid`,`a`.`title`,`a`.`create_time`,`m`.`username` FROM `jrk_downrecords` `a` INNER JOIN `jrk_member` `m` ON `a`.`uid`=`m`.`id` WHERE `a`.`status` = 1 GROUP BY `a`.`aid` ORDER BY `a`.`create_time` DESC LIMIT 10 [ RunTime:0.072765s ]
SHOW FULL COLUMNS FROM `jrk_tagrecords` [ RunTime:0.001376s ]
SELECT * FROM `jrk_tagrecords` WHERE `status` = 1 ORDER BY `num` DESC LIMIT 20 [ RunTime:0.001567s ]
SHOW FULL COLUMNS FROM `jrk_member` [ RunTime:0.001394s ]
SELECT `id`,`username`,`userhead`,`usertime` FROM `jrk_member` WHERE `status` = 1 ORDER BY `usertime` DESC LIMIT 10 [ RunTime:0.004412s ]
SHOW FULL COLUMNS FROM `jrk_searchrecords` [ RunTime:0.001099s ]
SELECT * FROM `jrk_searchrecords` WHERE `status` = 1 ORDER BY `num` DESC LIMIT 5 [ RunTime:0.006744s ]
SELECT aid,title,count(aid) as c FROM `jrk_downrecords` GROUP BY `aid` ORDER BY `c` DESC LIMIT 10 [ RunTime:0.018039s ]
SHOW FULL COLUMNS FROM `jrk_articles` [ RunTime:0.001338s ]
UPDATE `jrk_articles` SET `hits` = 2 WHERE `id` = 418985 [ RunTime:0.014357s ]
