首页| JavaScript| HTML/CSS| Matlab| PHP| Python| Java| C/C++/VC++| C#| ASP| 其他|
购买积分 购买会员 激活码充值

您现在的位置是:虫虫源码 > 其他 > HSSDRC IP core is the configurable universal SDRAM controller with adaptive bank control and adaptiv

HSSDRC IP core is the configurable universal SDRAM controller with adaptive bank control and adaptiv

资 源 简 介

HSSDRC IP core is the configurable universal SDRAM controller with adaptive bank control and adaptive command pipeline. HSSDRC IP core and IP core testbench has been written on SystemVerilog and has been tested in Modelsim. HSSDRC IP core is licensed under MIT License

相 关 资 源

您 可 能 感 兴 趣 的

同 类 别 推 荐

VIP VIP