关于FPGA流水线设计的论文
This work investigates the use of very deep pipelines for
implementing circuits in FPGAs, where each pipeline
stage is limited to a single FPGA logic element (LE). The
architecture and VHDL design of a parameterized integer
a
SHOW FULL COLUMNS FROM `jrk_downrecords` [ RunTime:0.001504s ]
SELECT `a`.`aid`,`a`.`title`,`a`.`create_time`,`m`.`username` FROM `jrk_downrecords` `a` INNER JOIN `jrk_member` `m` ON `a`.`uid`=`m`.`id` WHERE `a`.`status` = 1 GROUP BY `a`.`aid` ORDER BY `a`.`create_time` DESC LIMIT 10 [ RunTime:0.081450s ]
SHOW FULL COLUMNS FROM `jrk_tagrecords` [ RunTime:0.001129s ]
SELECT * FROM `jrk_tagrecords` WHERE `status` = 1 ORDER BY `num` DESC LIMIT 20 [ RunTime:0.001250s ]
SHOW FULL COLUMNS FROM `jrk_member` [ RunTime:0.001213s ]
SELECT `id`,`username`,`userhead`,`usertime` FROM `jrk_member` WHERE `status` = 1 ORDER BY `usertime` DESC LIMIT 10 [ RunTime:0.003303s ]
SHOW FULL COLUMNS FROM `jrk_searchrecords` [ RunTime:0.000892s ]
SELECT * FROM `jrk_searchrecords` WHERE `status` = 1 ORDER BY `num` DESC LIMIT 5 [ RunTime:0.004079s ]
SELECT aid,title,count(aid) as c FROM `jrk_downrecords` GROUP BY `aid` ORDER BY `c` DESC LIMIT 10 [ RunTime:0.019060s ]
SHOW FULL COLUMNS FROM `jrk_articles` [ RunTime:0.001332s ]
UPDATE `jrk_articles` SET `hits` = 2 WHERE `id` = 495753 [ RunTime:0.015671s ]
