首页| JavaScript| HTML/CSS| Matlab| PHP| Python| Java| C/C++/VC++| C#| ASP| 其他|
购买积分 购买会员 激活码充值

您现在的位置是:虫虫源码 > 其他 > it is a verilog code written for FIFO in modelsim simulator and it will synthesize in xinlix ise 8

it is a verilog code written for FIFO in modelsim simulator and it will synthesize in xinlix ise 8

  • 资源大小:32 K
  • 上传时间:2023-07-03
  • 下载次数:0次
  • 浏览次数:1次
  • 资源积分:1积分
  • 标      签: synthesize simulator modelsim verilog

资 源 简 介

it is a verilog code written for FIFO in modelsim simulator and it will synthesize in xinlix ise 8.2i.i have tested it om my kit.[i mae my own kit for spartan2 device].you can use this code in any DSP project in which data entry is required.

相 关 资 源

您 可 能 感 兴 趣 的

同 类 别 推 荐

VIP VIP