基于Altera公司FPGA芯片EP2C8Q208，嵌入MC8051 IP Core，用C语言对MC8051 IP Core进行编程，以其作为控制核心，实现系统控制。在FPGA芯片中，利用Verilog HDL语言进行编程，设计了以MC8051 IP Core为核心的控制模块、计数模块、锁存模块和LCD显示模块等几部分，实现了频率的自动测量，测量范围为0.1Hz~50MHz，测量误差0.01%。并实现测频率、周期、占空比等功能。
SHOW FULL COLUMNS FROM `jrk_downrecords` [ RunTime:0.001492s ]
SELECT `a`.`aid`,`a`.`title`,`a`.`create_time`,`m`.`username` FROM `jrk_downrecords` `a` INNER JOIN `jrk_member` `m` ON `a`.`uid`=`m`.`id` WHERE `a`.`status` = 1 GROUP BY `a`.`aid` ORDER BY `a`.`create_time` DESC LIMIT 10 [ RunTime:0.099237s ]
SHOW FULL COLUMNS FROM `jrk_tagrecords` [ RunTime:0.000996s ]
SELECT * FROM `jrk_tagrecords` WHERE `status` = 1 ORDER BY `num` DESC LIMIT 20 [ RunTime:0.001154s ]
SHOW FULL COLUMNS FROM `jrk_member` [ RunTime:0.000930s ]
SELECT `id`,`username`,`userhead`,`usertime` FROM `jrk_member` WHERE `status` = 1 ORDER BY `usertime` DESC LIMIT 10 [ RunTime:0.003036s ]
SHOW FULL COLUMNS FROM `jrk_searchrecords` [ RunTime:0.000905s ]
SELECT * FROM `jrk_searchrecords` WHERE `status` = 1 ORDER BY `num` DESC LIMIT 5 [ RunTime:0.003445s ]
SELECT aid,title,count(aid) as c FROM `jrk_downrecords` GROUP BY `aid` ORDER BY `c` DESC LIMIT 10 [ RunTime:0.021450s ]
SHOW FULL COLUMNS FROM `jrk_articles` [ RunTime:0.001811s ]
UPDATE `jrk_articles` SET `hits` = 2 WHERE `id` = 567318 [ RunTime:0.014136s ]
